

**intel<sup>®</sup>**

**8244**

**GAME CHIP**

**for**

**MAGNAVOX**

The 8244 is a general purpose graphics display device that operates in conjunction with raster scan type displays. Its primary purpose is to provide a means for generating and moving objects on a TV screen for use in the consumer game market. However, its generality and flexibility makes it suitable for use also in teaching machines, animation displays, simulation trainees, and etc.

This device is a peripheral that communicates over the data and address bus of the 8048/8748. Although other microprocessors may be used with it, these particular devices provide the greatest capability for the low system cost.

### FEATURES

- Single 5V supply.
- 28 pin CerDip or plastic DIP package.
- 8048/8748 / 8085 Compatible. — *over full commercial specification of 8048/8748, with both chips are exposed to same environ*
- Complete NTSC color TV sync generator. *except not interlocked*
- Provides shapes that are mask programmable into internal ROM.
- Accommodate up to 32 object locations on the display simultaneously.
- Devices may be multiplexed to provide greater than 32 object locations on the displ.
- All movement of objects displayed is under software control in the microprocessor.
- Display objects that collide return status and location information to the microprocessor.
- Provides Red, Green, Blue, Luminance, and Sound outputs.

*\*Note: Signals that are asserted when the variable is low voltage are designated with a - . eg. CS is active low.*

### SYMBOL I/O PIN NUMBER

|                          |     |     |   |
|--------------------------|-----|-----|---|
| D0 - D7                  | I/O | TBD | Data/Address lines to/from 8048/8748.   |
| $\overline{\text{CS}}$   | I   | TBD | Chip Select enables writing to or reading from the addressed functional block within the device.  |
| ALE                      | I   | TBD | Address Latch Enable allows the contents of the multiplexed address/data bus to be interpreted as an address.   |
| $\overline{\text{WR}}$   | I   | TBD | Write Strobe causes the bus data to be written into the previously selected memory element.   |
| $\overline{\text{RD}}$   | I   | TBD | Read Strobe allows status and counter information to be read from the device.   |
| $\overline{\text{INTR}}$ | O   | TBD | Interrupt request to the microprocessor, set Low for request and cleared when the status register is read. <i>can be "ored" tieable</i>   |
| CSY                      | O   | TBD | Composite sync contains horizontal sync, serrated vertical sync and equalizing pulses.  |
| $\nabla$ VBL             | I/O | TBD | Vertical blanking identifies the period during which the display is blank while the CRT beam is in vertical retrace.  |
| $\nabla$ HBL             | I/O | TBD | Horizontal blanking identifies the period during which the display is blank while the CRT beam is in horizontal retrace.  |
| M/S                      | I   | TBD | Master/Slave designates a device to be either a master or a slave unit. A master, so designated, feeds VBL and HBL to itself from its internal sync generator and also sends VBL and HBL out to the slave device if one exists. A slave, so |



ORIGINATOR

*Shelley*

D/E

*Wm. F. Allen*

DRINK

*Wm. F. Allen*

*It external, must be sync to 3.58 clock*

The duty cycle shall be 50% with  $<5\%$  skew

designated receives VBL and HBL for its internal synchronization.

CLK I TBD

The clock input operates at a fixed frequency of 3.58 Mhz.

R 0 TBD

\* The Red output is a chroma signal representing objects that are to be displayed in a red color.

G 0 TBD

The Green output is a chroma signal representing objects that are to be displayed in a green color.

B 0 TBD

The Blue output is a chroma signal representing objects that are to be displayed in a blue color.

L 0 TBD

The Luminance output represents the ORed result of active patterns in the minor system, the major system, and the grid (if set grid bright is active).

BG 0 TBD

The Burst Gate defines the duration of the 3.58Mhz color reference signal required for generation of the composite color signal in external analog circuitry.

SND 0 TBD

The Sound output provides an audio driving signal to the external sound modulator.

STB I TBD

The position strobe input.

CX I TBD

Chip Expander. If there are 2 8244's in a system, L

VCC I TBD

+5V supply

VSS I TBD

Gnd.


is connected to CX#1 and Lum#1 connected to CX#2. This allows status overlaps between objects on different chips to be read by the CPU.

References: "Standard Peripheral Timing for 8085 Bus", April 20, 1976 8048/8748/8035 preliminary data sheet, September 1976.


### SUMMARY

The 8085 timings are more restrictive than the 8048 timings. Although the initial game product will match an 8244 with an 8048 it is desirable to design the 8244 to work with both the 8048 and the 8085. This will allow upwards compatibility with the more powerful CPU and very probably will extend the product life of the 8244. The following timings should allow the 8244 to work in either system.

### READ CYCLE:



# WRITE CYCLE:



\* Assumes the 8244 chip select input comes from a high order address bit.

| SYMBOL | DESCRIPTION                             | MIN      | MAX | UNITS |
|--------|---|----------|-----|-------|
| tAL    | Address valid before T.E. of ALE        | .... 50  |     | NSEC  |
| tLA    | Address hold time after ALE             | .... 100 |     | NSEC  |
| tLL    | ALE width                               | .... 100 |     | NSEC  |
| tAC    | Address valid to L.E. of control        | .... 150 |     | NSEC  |
| tLC    | T.E. of ALE to L.E. of control          | .... 100 |     | NSEC  |
| tAD    | Address valid to valid data out         | ....     | 400 | NSEC  |
| tRD    | Data out delay from RD                  | ....     | 150 | NSEC  |
| tRDF   | Data bus float after RD                 | .... 10  | 75  | NSEC  |
| tCC    | Width of control                        | .... 250 |     | NSEC  |
| tDW    | Data in valid to T.E. of WR             | .... 150 |     | NSEC  |
| tWD    | Data valid after T.E. of WR             | .... 0   |     | NSEC  |
| tCL    | T.E. of control to L.E. of ALE          | .... 20  |     | NSEC  |
| tRV    | T.E. of control to L.E. of next control | .... 300 |     | NSEC  |
| tCA    | Address hold after control              | .... 0   |     | NSEC  |

NOTE: The 8244 will ignore the information on the data lines except for the cycle when RD or WR are active.

*RG, B & L must come out within a 25 nsec. time per*

# 8244 ELECTRICAL SPECIFICATION

## D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$  to <sup>70°C</sup>55°C;  $V_{CC} = +5\text{V} \pm 5\%$ ;  $V_{SS} = 0\text{V}$

| SYMBOL   | PARAMETER              | MIN.          | TYP. | MAX.     | UNIT          | CONDITIONS                                |
|----------|------------------------|---------------|------|----------|---------------|---|
| $V_{IL}$ | Input low voltage      | $V_{SS} - .5$ |      | 0.8      | V             |   |
| $V_{IH}$ | Input high voltage     | 2.0           |      | $V_{CC}$ | V             |   |
| $V_{OL}$ | Output low voltage     |               |      | 0.45     | V             | $I_{OL} = 1.6\text{mA}$                   |
| $V_{OH}$ | Output high voltage    | 2.4           |      |          | V             | $I_{OH} = -200\mu\text{A}$                |
| $I_{IL}$ | Input leakage          |               |      | $\pm 20$ | $\mu\text{A}$ | $(V_{SS} + 0.45) \leq V_{IN} \leq V_{CC}$ |
| $I_{CC}$ | $V_{CC}$ current drain |               |      | 200      | mA            |   |

## A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$  to  $55^\circ\text{C}$ ;  $V_{CC} = 5 \pm 5\%$ ;  $V_{SS} = 0\text{V}$

Timing measurements are made at the following reference voltages unless otherwise noted:

Input "1" = 2.0V, "0" = 0.8V  
Output "1" = 2.0V, "0" = 0.8V

Output loading consists of one TTL load and 50pf total external capacitance except the system bus which is loaded by one TTL load and 100pf.

Rise and fall times worst case will be 200 ns  
less. Rise and fall times will be <sup>measured</sup> from 10%  
and 90%.

## Functional Specification

The 8244 is organized as a group of subfunction blocks that communicate via an internal bus with the I/O port. Most of the subfunctions are individually addressable for the transfer of information with the controlling microprocessor. These blocks may be categorized functionally as follows:

1. Major display system
2. Minor display system
3. Grid display system
4. Sound system
5. Status and control circuits
6. Sync generator

The use of both major and minor display systems provides hardware parallelism to circumvent the problem of concurrent objects. In general, the single major system is used to display fixed objects, while the plurality of minor systems similarly handles moving objects. In exceptional cases nonstrategic moving objects may be placed in the major system but this should be avoided where accommodation is provided by the minor systems. All objects in the major system are composed of 3 x 7 bit arrays, \* while all objects in the minor system are composed of 8 x 8 bit arrays. Larger objects are produced by concatenation of the basic arrays. All major system objects start on even lines.

The grid display system places a segment programmable grid in the background of the display. A grid segment may be either inserted or deleted programmatically to produce a variety of arrays such as checkerboards, racetracks, mazes, and etc. An additional feature allows vertical segments to be expanded horizontally and thus provide illuminated square and rectangular areas.

The sound system contains both a random noise generator as well as a programmed sound section. The resulting signals may be combined digitally to produce special effects such as gun shot sounds.

The status and control circuits provide a message transfer mechanism between the 8244 and the microprocessor. Control messages sent from the microprocessor are utilized within the control circuits. These messages determine the types of status messages to be returned and also define certain key conditions associated with the displayed objects. The status messages returned to the microprocessor from the 8244 provide information relative to the display that is used by the microprocessor for input to the program.

\* An 8x7 array is composed of 8 horiz dots and (7x2) horiz l



The sync generator provides both sync and blanking signals for use internally on the chip as well as an output for use by the accompanying TV modulator circuitry. A color burst gate is also provided as an output for use by the modulator. The manner in which the sync generator output signals are utilized is determined by the programming of the M/S input pin. A high level of '1' input designates the Master mode and causes the sync generator outputs to drive both internal circuitry and to provide outputs on the appropriate pins (HBL, VBL, CSY, and BG). Conversely, a low level or '0' input designates the Slave mode and allows the HBL and VBL pins to be used as inputs which are then driven by another 8244 designated as a Master. In this latter case, both CSY and BG are derived from the Master 8244 along with HBL and VBL for use by the external circuitry. A non interlaced sweep format is used, primarily, to eliminate the objectionable effect known as "color crawl". The resulting sweep rates are close to American NTSC standards so that there will be no difficulty in synchronization. For operation on European standards, the 8244 will be operated in the Slave mode and appropriate signals will be supplied to it from external sync circuitry.

### Major Display System

The purpose of the major display system is to position and select both specific fixed objects and also non-colliding moving objects of a non-strategic nature. This system can position a total of 28 objects in the static positioning mode<sup>1</sup> and a greater number in the dynamic positioning mode<sup>2</sup>. The positioning of each individual object requires 15 bits of addressing information. All addressing is physically relative to the upper left hand corner of the display field. The first 7 bits specify the vertical position which can be on one of 121 scanning lines in a field. The remaining 8 bits specify one of 183 positions horizontally across the screen. All objects in the major system are fixed in size, whereas, the minor system objects may be doubled in both dimensions programatically.

The major system is partitioned into a pair of groups, where each group is optimized for different types of displays. This expedient allows a considerable reduction in chip size without adversely affecting total function. Primarily, the first group provides for alphanumeric or grouped object display by allowing each CAM location to point to a character group of up to four arbitrarily selectable objects. These objects have a fixed spacing of 16 clock intervals which allows matching of object placement with the grid format. Thus, a single CAM location may place up to four objects centered within the grid areas. For the purpose of textual presentation,

<sup>1</sup>The static positioning mode loads all object data during the vertical blanking interval.

<sup>2</sup>The dynamic positioning mode loads any or all object data during the horizontal blanking interval.

associated pairs of CAM locations may locate alphanumerics in an interspersed fashion so as to provide adjacent characters. Alternatively, any object spacing may be achieved either by programming appropriate blanks or different starting locations.

The first group uses four CAM locations to provide starting points for multiple objects. Each CAM location contains two "don't care" bits in its horizontal section and thereby is able to point to four LSS\* locations. Thus, the first group controls the placement and selection of 16 objects. If any patterns are truncated all four grouped objects will be shortened by the amount of the shortest object.

The second group within the major system provides for the placement of game obstacles that are either fixed in location or may be movable within certain restrictions. As movable objects, they should not be utilized as strategic elements such as balls, bullets, race cars, etc. However, they do provide slow moving obstacles such as covered wagons or other vehicles. In addition, these objects, when moving, should be prevented from overlapping any other objects in the major system as no means for identification by the microprocessor is available. This nonoverlapping function is achieved by proper programming. Within this group there is a one to one correspondence between a CAM location and a single displayed object. Since there are 12 CAM locations in the second group, there are also 12 objects that may be placed.

The portion of the total CAM array that constitutes the major system points to a total of 28 storage locations in the LSS. The information stored in the LSS represents the location address of the associated pattern in the pattern ROM. Rather than store the starting address of the desired pattern in the LSS, a two's complement displacement is stored. This expedient allows a simple hardware mechanism for sequencing through the consecutive addresses of ROM patterns as they are encountered. The displacement represents the difference between the starting address of the object pattern in ROM and the scanning line number in the raster display. This may be simply stated as follows:  $(\text{Vertical Pos.}) / 2$

(LSS) = Object Starting Address - Hor. Scan Line Number

See memory map

A single 9 bit adder is sufficient for accommodating all address sequencing for the major system. The LSS must be able to store 9 bit displacements. The sequence of events that takes place for the placement of an object pattern is as follows: As a match occurs between the contents of the beam location counter and the address stored in any particular CAM cell, a pointer enables an output from the particular associated LSS location. This output displacement quantity is added to the scan line number, obtained from the line counter, and results in the address of the desired row of the object pattern in ROM. If the full 8x7 pattern

\*LSS= Linear Select Store



is desired, then the first match of the CAM causes the above described procedure to produce the starting address of the object pattern in ROM. As horizontal matches occur on successive scan lines, a consequential incrementation of the ROM address occurs. An end of pattern address is detected on every eighth address and terminates the presentation of each particular object. There is no restriction as to whether a full 8x7 or any portion of the pattern in the vertical dimension may be presented as a displayed object. This flexibility allows the programmer to use fractions of object patterns if it is expedient to do so.

In addition to the 9 bit displacement in each location in the LSS, there is provision for the storage of 3 color bits. These bits designate the primary colors red, green, and blue. By the activation of more than one color bit simultaneously, various hues are also produced.

The following table presents a summary of the specifications for the major system:

| Group | No. of CAM Loc. | No. of Bits in Vert. CAM | No. of Bits in Hor. CAM | No. of Simul. Objects CAM Loc. | No. of Simul. Objects Group | No. of Selectable Objects | Disp. Bits in LSS | Attribute Bits in LSS | Object Size                              |
|-------|-----------------|--------------------------|-------------------------|--------------------------------|-----------------------------|---------------------------|-------------------|-----------------------|--|
| 1     | 4               | 7                        | <del>6-33</del><br>8    | 4                              | 16                          | 64<br>45*                 | 9                 | 3                     | 8 dots wide<br>14-7 inches high<br>lines |
| 2     | 12              | 7                        | 8                       | 1                              | 12                          | 64<br>45*                 | 9                 | 3                     | 8 dots wide<br>14-7 lines high           |

64

\*There are 45 objects total, any of which can be selected by either Group.

*Major systems can be stacked with  
no blank lines between them*

## SYNC GENERATOR

The sync generator operates as a non-addressable autonomous circuit block within the 8244. As such, it provides a source for synchronizing signals both for internal use by the 8244 circuitry and for transmission to external circuitry. Externally the signal becomes processed with the color, luminance, and sound signals and ultimately results in synchronization of the associated TV receiver.

The manner in which the signals are utilized is determined by the mode in which the 8244 operates in a particular configuration. In a small system, utilizing a single 8244, it is operated in the Master Mode by connecting the M/S pin to Vcc. The resulting signals from the sync generator then drive both the display circuitry on the 8244 and also exit the chip, via appropriate pins, to drive the external circuitry.

In larger system configurations, where the need for more than one 8244 exists, a single 8244 is designated the Master, as previously described. In addition, one or more 8244's become Slave Mode devices by connecting their M/S pins to Vss. The sync generator on a Slave Mode device is free to run but the output is not utilized.

In Master Mode operation the sync generator signals used internally by the 8244 are horizontal blanking (HBL) and vertical blanking (VBL). Correspondingly, these two signals provide outputs along with composite sync (CSY) and color burst gate (BG). In Slave Mode operation the 8244 receives only HBL and VBL from a Master Mode 8244. For operation on European TV standards, the 8244 is placed in the Slave Mode. It then receives HBL and VBL from an external sync signal source such as an LSI device or appropriate discrete circuitry.

The sync generator provides non-interlaced synchronizing signals. It operates from the basic color subcarrier frequency of 3.58 Mhz. This clocking signal is divided by a factor of 227.5 in order to obtain the horizontal line frequency of 15,734.3Hz.

The horizontal line frequency is divided by a factor of 263 to produce the vertical sync frequency of 59.83Hz. In the following timing diagrams, those signals shown under Horizontal Timing are reproduced at the 15,734.3Hz rate, while the signals shown under Vertical Timing are reproduced at the 59.83Hz rate. In addition, certain signals generated at the horizontal frequency are enabled only during portions of the vertical interval. In particular, the serrated portion of the vertical serration sync pulse is shown under Serrated Pulse. It is generated at the 15,734Hz rate and is gated on for three pulse duration intervals at the 59.83Hz rate. This may be observed under Vertical Timing in the Composite Sync waveform. In this

## SYNC GENERATOR

signal horizontal sync is ORED with the gated vertical serration sync pulse. Similarly, the burst gate is generated at the 15,734Hz rate, but is inhibited at the 59.83Hz rate during the vertical blanking interval.


### HORIZONTAL TIMING

SERRATED PULSE

HORIZONTAL BLANK

HORIZONTAL SYNC

BURST GATE




### VERTICAL TIMING

VERTICAL BLANK

COMPOSITE BYNC

BURST GATE



*leading edge Horizontal Blank*

## MINOR DISPLAY SYSTEM

As a first order objective all strategic objects are selected and displayed by the minor display system. In some games it may be useful to put fixed objects in the minor system and there is no restriction that prevents this. There are four replicated blocks within the minor system. Each block is autonomous in function and provides for the placement of a single object. Each of these objects may collide with each other or with objects in the major system. In either event, the minor object is readily identifiable by the microprocessor so that immediate responsive action may be taken.

Minor system objects are locatable by a portion of the overall CAM array, just as in the major system. However, the similarity of the two systems ends in the signal path beyond the CAM array. Each of the four CAM locations in the minor system is dedicated and points to a singular block of object pattern bits located in RAM storage.

In contrast, the CAM locations in the major system can point to any 64 of the 45 objects stored in the pattern ROM. In addition, the mechanism for sequencing through the rows of the pattern RAM's is different than that used in the major system. In place of a singular adder as used in the major system, each minor system contains its individual three bit counter. This counter is updated at the beginning of each horizontal scan line. The decoding of the counter points to the proper location in the pattern RAM. Thus, each dot row in an object is presented as the RAM locations are sequenced. The RAM locations are loadable from the internal bus by a Write operation of the microprocessor. The RAM has the capacity to store eight bytes for each object thereby allowing an 8 x 8 object presentation. Associated with each minor system is an Attribute Register whose contents are arranged as follows:

|   |   |   |   |   |   |   |                |
|---|---|---|---|---|---|---|----------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0              |
| X | X | B | G | R | D | S | X <sub>9</sub> |

The Bits in this register are defined as follows:

Bit 0 - X<sub>9</sub> is the ninth Bit in the horizontal address of the beam location. This bit allows the beam location to be resolved to 140ns increments.

Bit 1.- The S or smoothing Bit allows a displacement of either the odd or even count horizontal sweep lines in order to provide an improved appearance of objects that visually rotate on the screen.

Bit 2 - The D or duration Bit determines whether an object will be presented in normal size or if its x any y dimensions will be increased by a factor of two.

Bit 3 - The R Bit specifies whether the object contains a red component of color display.

## MINOR DISPLAY SYSTEM

Bit 4 - The G Bit specifies whether the object contains a green component of color display.

Bit 5 - The B Bit specifies whether the object contains a blue component of color display.

Bits 6 and 7 - These bits are unspecified and exert no control.

The definition of the delay of dot rows within an object depends on Bits 0, 1, and 2 as shown in the following table:

| Bit 2<br>D | Bit 1<br>S | Bit 0<br>X <sub>9</sub> | Even Line<br>Delay (ns) | Odd Line<br>Delay (ns) |
|------------|------------|-------------------------|-------------------------|------------------------|
| 0          | 0          | 0                       | 0                       | 0                      |
| 0          | 0          | 1                       | 140                     | 140                    |
| 0          | 1          | 0                       | 140                     | 0                      |
| 0          | 1          | 1                       | 0                       | 140                    |
| 1          | 0          | 0                       | 0                       | 0                      |
| 1          | 0          | 1                       | 280                     | 280                    |
| 1          | 1          | 0                       | 280                     | 0                      |
| 1          | 1          | 1                       | 0                       | 280                    |

Minor { 3.58 MHz  $\Rightarrow$  280 ns period  
 0.125 inch on 25"  $\frac{1}{4}$   
 9th Bit  $\rightarrow$  0.0625 inch. placement  
 X pos. accuracy

Major Placement Accuracy  $\approx$  280 ns  $\Rightarrow$  0.125  
 X pos.

Horz line separation  $\approx$  0.070 inch on 25" screen  
 each dot will be 2 Horz 2 Mc.  
 1.00" 1.12"  $\therefore$  Horz width of dot  $\approx$  ~~0.140~~ 0.125 inch  
 Vert height of dot  $\approx$  0.140 inch

Character (8x8) = (8x.14) x (8x.125) = ~~1.12~~

## GRID DISPLAY SYSTEM

The grid display consists of an array of nine enclosed areas horizontally and eight areas vertically. Each line segment between the nodes of the array is individually controllable so that it may be presented or be inhibited.

A full array, consisting of all segments present, is created by combining nine complete horizontal display bars with ten complete vertical display bars. Each horizontal bar consists of nine concatenated bar segments, while a vertical bar consists of eight concatenated bar segments. Each horizontal bar on the TV screen is composed of three consecutive horizontal scan lines, while adjacent bars are spaced by 21 horizontal scan lines. A vertical bar is made up of a column of dot groups. Each dot group is programmable to consist of either two or sixteen clock intervals (3.58Mhz) in width\*. A conventional grid utilizes two clock intervals while large area block arrays, such as checkerboards, utilize sixteen clock intervals. The spacing between adjacent vertical bars is ~~thirteen~~ <sup>fourteen</sup> clock intervals. Thus, wide vertical bar segments that are adjacent, appear to be continuous displayed areas. The grid is centered vertically on the TV screen by allowing the first or top horizontal bar to start on the 24th horizontal scan line relative to the end of vertical blanking (VBL). Similarly, horizontal centering is accomplished by allowing the first or left-most vertical bar to start on the 19th clock cycle from the end of horizontal blanking (HBL).

A programmable feature allows the grid to be ~~converted into~~ <sup>augmented by the addition</sup> a dot matrix. In this case the dots appear at a physical placement on the TV screen, where otherwise the intersection of the horizontal and vertical bars would appear. ~~The dots are electrically created by ANDing the electrical signals representing complete horizontal bars with the complete vertical bars. Thus the dots are composed of three horizontal scan line segments that have been shortened to a width equivalent to two clock cycles. Since, a full array of dots is always presented, no segment programming requirement exists for dot arrays, although segments and dots can simultaneously be displayed.~~

An additional programmable feature allows the grid display, or any of its previously described subsets, to be either presented or inhibited on the TV screen.

The upper left hand corner of the grid has coordinates

~~(1, 1)~~ ~~(18, 1)~~ ~~(19, 1)~~

X = 19 clocks from ~~latching~~ <sup>lagging</sup> edge of Horizontal Blanking

Y = 18 lines from ~~top of screen~~ <sup>lagging</sup> edge of vertical blanking

\*Horizontal displacement on the TV screen is directly proportional no time.



## SOUND SYSTEM

Sound - 489


The sound system generates a duty cycle modulated square wave from which an audio signal is extracted by means of an external low pass filter. The control of the duty cycle is effected by information that is transferred from the microprocessor to the 8244. This information consists of triple byte groups that determine the audio frequency and an accompanying 4 bits that determine volume.

The triple byte groups are loaded into three-eight bit shift registers located on the 8244. Each byte in the group is loaded sequentially into its respective register during a load interval. All three bytes are loaded in between consecutive shift clock pulses. The concatenation of the three registers results in a 24 bit string that is shifted out by this shift clock. The resulting serial pattern of ones and zeroes contains a fundamental band of frequency components that lie in the audio range. This particular signal is further "chopped" by a higher frequency that is a multiple of the shift clock. By duty cycle modulation of this "chopping" signal, the amplitude of the audio component is varied. There are four control bits that are used to control the audio level. These bits are loaded into a four bit down counter that is shifted by the high frequency shift clock. The resulting output is ANDED with the output from the three concatenated shift registers to produce the composite audio output. In addition to the four volume control bits, three other control bits are used to augment the overall operation of the sound system. A noise enable bit enables a feedback path in the output eight bit shift register in the 24 bit shift path to produce the noise component. Simultaneously the noise is added to the audio component that is progressing down the shift register.

The shift frequency for the 24 bit shift may be varied between two values by another control bit. This expedient allows low audio frequencies to be produced with fewer refresh cycles from the microprocessor than for high frequencies thus, reducing the load on the processor.

For the reproduction of certain audio tones that are subharmonically related to the shift clock, the need for microprocessor refresh is totally eliminated by recirculation of the 24 bit shift path. This recirculation path is activated by another bit in the sound control word. Under the recirculation mode of operation, the sound interrupt should be inhibited.

The format of the sound control word is described below:



Bits 0 - 3 - Volume Bits, collectively as a 4 bit word, these bits define the output audio level.

Bit - 4 - Noise Enable; controls noise generation and mixing with the audio signal. Bit 4 = 1, noise on; Bit 4 = 0, noise off.

## SOUND SYSTEM

shift freq

$\approx 4\text{KHz}$  or  $1\text{KHz}$

Bit 5 - Shift Frequency; determines frequency of shift clock.

Bit 5 = 1,  $f = 3933\text{Hz}$ . Bit 5 = 0,  $f = 983\text{Hz}$ .

$$(3933\text{Hz} = \frac{H}{4} = \frac{15,734}{4} ; 983\text{Hz} = \frac{H}{16} = \frac{15,734}{16})$$

pure tones  $\approx 100\text{Hz}$  to  $2\text{KHz}$

Bit 6 - Recirculation Bit; determines closure of recirculation path around the 24 Bit shift path. Bit 6 = 1, recirculation active. Bit 6 = 0, no recirculation.

Bit 7 - ENABLE SOUND 0 = NO SOUND 1 = SOUND

For those modes of operation requiring sound refresh data from the microprocessor, an interrupt is generated each time that the 24 sound bits have been shifted through the three eight Bit shift registers. A 5 bit counter set to modulo 24 counts shift clocks and determines when the interrupt should occur.

The sound shift registers, volume counter and sound control word register are all individually addressed by the microprocessor for the purpose of loading data. The address of these elements is shown under the topic of "Address Structure."

*Sound Interrupt will not be disabled during recirculation.*

## CONTROL AND STATUS

$A\Phi H$

The control over various operational parameters on the chip is effected by the bits in the control word that is written into the control register by the microprocessor. The bits in the control word are defined as follows:

$A\Phi H$

Bit 0 - Enable Horizontal Interrupt, generates an interrupt 20 us in advance of the occurrence of horizontal blanking. This advance notice to the microprocessor allows a sufficient interval for the reading of the status information so that appropriate control can be exerted during the horizontal blanking interval.

\*  
Bit 1 - Forced Position Strobe, allows the freezing of the beam location information in the X-Y position registers so that the microprocessor can locate the beam at any time. Bit 1 = 1 strobes beam location to X-Y registers. Bit 1 = 0 disables strobe internal, but external strobe through position strobe Pin can still take place.

Bit 2 - Enable Sound Interrupt, allows an interrupt to be generated whenever the sound register needs new data. Bit 2 = 1 enables sound interrupt, Bit 2=0 disables sound interrupt.

*Enable Grid*

Bit 3 - Set ~~Grid Bright~~, allows two luminance levels of the grid. If the bit is a 0, the luminance signal is inhibited during grid information intervals. If the Bit is a 1, the luminance signal is active during grid information intervals.

Bit 4 - Enable External Overlap, allows the detection of overlap, when more than one 8244 exists in a system. Objects that overlap or collide and exist in separate chips are enabled by this Bit.

Bit 4 = 1 enables external overlap, bit 4 = 0 disables external overlap

Bit 5 - Enable Display, allows ~~turning on and off of the output color and luminance signals.~~ *objects and grid to be displayed* Bit 5=1 enables display; Bit 5=0 disables ~~all output~~

*the software to disable display only when there are no active patterns being displayed*  
The purpose of this bit is to allow the  $\mu P$  to write new data to the 824 when the display is part way through a display field. It is the responsibility

Bit 6 - Dot Enable, allows the presentation of a dot array in place of the grid array. The dots appear at the intersection of the horizontal and vertical lines in the grid format. Bit 6 = 1 enables dots; bit 6 = 0 enables normal grid.

Bit 7 - Grid Segment Width, allows the selection of narrow or wide vertical segments in the grid. Bit 7 = 1 enables wide segments; bit 7 = 0 enables narrow grid.

$A3H$  WRITE ONLY

~~Set Grid Bright~~

The color of the grid and background is determined by the data stored in the Color Latch. Also by setting the Enable Grid bit to '0' the grid can be turned off and the grid RAM can be used for other data storage. The bits in the Color Latch are defined as follows:

Bit 0 - Grid Color Blue  
Bit 1 - Grid Color Green  
Bit 2 - Grid Color Red  
Bit 3 - Background Color Blue

Bit 4 - Background Color Green  
Bit 5 - Background color Red  
Bit 6 - ~~Enable Grid~~ *Set Grid Bright*

*BLC - Beam Location*

\* The "OR" of STB and Force Position Strobe will cause X-Y reg to follow the BLC. A falling edge on the OR output will freeze BLC. The reg will remain frozen until after the X-register is re

*This str will not cause false data to be loaded into latch*

## CONTROL AND STATUS

### AZH WRITE ONLY

The Enable Overlap register allows for selectable masking of overlaps. When a bit in the Enable Overlap register is a '0' the overlap of that object with any other object will not set the bits for the other objects in the Overlap Status register. The bit pattern is as follows:

Bit 0 - Minor System 0  
Bit 1 - Minor System 1  
Bit 2 - Minor System 2  
Bit 3 - Minor System 3

Bit 4 - Vertical Grid  
Bit 5 - Horizontal Grid *and dots*  
Bit 6 - External Chip  
Bit 7 - Major System

### \* ~~AZH~~ READ ONLY

*of intensified bits*

The Overlap Status register stores the coincidences as they occur on the screen. Whenever two or more objects are simultaneously displayed the bits for both objects are set unless the Enable Overlap register has those bits masked. The External Chip overlap corresponds to the Signal on the 'CX' Pin. The bit pattern is the same as that of the Enable Overlap Register above.

*AIH* *Read ONLY once per cycle 27 MHz!* *MUST SET from exten*  
The Control Status Word is used to determine the chip status and interrupt sources. The bit pattern is as follows:

Bit 0 - Horizontal Status - Starts 20 us before Horizontal blank starts Ends 5 us before Horizontal blank ends.

Bit 1 - Position Strobe Status - Status of X-Y Register strobe '1' = Follow Beam Location Ctr, '0' = latched. (See note on page 14)

Bit 2 - Sound Needs Service - Sound register empty

Bit 3 - Vertical Status = Vertical Blanking

Bit 4 - N/C

Bit 5 - N/C

Bit 6 - External Chip Overlap - Set when an overlap occurs with signal on 'CX' Pin.

Bit 7 - Major System Overlap - Set when the chip attempts to ~~display~~ *load maj*  
~~two major system patterns simultaneously~~ *System shift register if shift register already has a one*

The status register bits 2, 6 and the interrupt flip flop are cleared by reading the status reg.

\* The overlap status register is cleared when read.

## ADDRESS STRUCTURE

The subfunction blocks within the 8244 may be individually addressed for the writing and in some cases, the reading of data. The addressing structure of these blocks is shown below:

### CAM AND LINEAR SELECT STORE

| <u>ADDRESS</u>   | <u>SUBFUNCTION</u>                                   |
|--|--|
| Bit: 7 6 5 4 3 2 1 0   |  |
| <div> <div>0</div> <div>0</div> <div>0</div> <div>0</div> </div> <div> <div>Object</div> <div>Number</div> </div> <div> <div>0</div> <div>0</div> <div>1</div> <div>1</div> </div> | LINE CAM<br>DOT CAM<br>LSS BITS 0-7<br>LSS BITS 8-11 |

Note: For the Minor System LSS Bits 0-7 are attribute bits stored in the Attribute register.

### MINOR SYSTEM PATTERN RAM

| <u>ADDRESS</u>  | <u>SUBFUNCTION</u> |
|---|--------------------|
| Bit: 7 6 5 4 3 2 1 0  | PATTERN RAM        |
| <div>1 0 0</div> <div> <div>OBJECT NUMBER</div> <div>PATTERN RAM LINE NUMBER</div> </div> |                    |

### MISCELLANEOUS REGISTERS

| <u>ADDRESS</u>  | <u>SUBFUNCTION</u>  |
|---|---|
| Bit: 7 6 5 4 3 2 1 0  |   |
| <div>1 0 1 X</div> <div>0 0 0 0</div> <div>0 0 0 1</div> <div>0 0 1 0</div> <div>0 0 1 1</div> <div>0 1 0 0</div> <div>0 1 0 1</div> <div>0 1 1 0</div> <div>0 1 1 1</div> <div>1 0 0 0</div> <div>1 0 0 1</div> <div>1 0 1 0</div> | CONTROL<br>CONTROL STATUS<br>OVERLAP STATUS AND ENABLE OVER<br>Y REGISTER<br>X REGISTER<br>N/A<br>SOUND 0<br>SOUND 1<br>SOUND 1<br>SOUND VOLUME |

## ADDRESS STRUCTURE

GRID

ADDRESS

SUBFUNCTION

Bit: 7 6 5 4 3 2 1 0

|   |   |   |                    |   |
|---|---|---|--------------------|---|
| 1 | 1 | 0 | COLUMN<br>NUMBER → | 0 |
| 1 | 1 | 0 |                    | 1 |
| 1 | 1 | 1 |                    | 0 |

HORIZONTAL SEGMENTS 0 to  
HORIZONTAL SEGMENTS 8  
VERTICAL SEGMENTS

### READ & WRITE CAPABILITY:

READ/WRITE:

ALL CAM  
ALL LINEAR STORE EXCEPT MINOR SYSTEM  
GRID RAM  
MINOR SYSTEM PATTERN RAM,  
CONTROL REG. A0H.  
SOUND VOLUME REG: AAH

CANNOT READ ANY PART OF MINOR SYSTEM

READ ONLY:

X-REG A5H

Y-REG A4H

OVERLAP STATUS REG A2H

CONTROL STATUS REG A1H

~~Control Status~~

WRITE ONLY:

ATTRIBUTE OF MINOR SYS.

MINOR SYSTEM LINEAR STORE (ATTRIBUTE REGS)


COLOR LATCH A3H

ENABLE OVERLAP A2H

SOUND REGS 0, 1, 2 A7, A8, A9H



The addressable function block structure may be shown by means of an address map as follows:



# MINOR SYSTEMS

## ADDRESSING

| System No. | Y CAM | X CAM | LSS |
|------------|-------|-------|-----|
| 0          | 00    | 01    | 02  |
| 1          | 04    | 05    | 06  |
| 2          | 08    | 09    | 0A  |
| 3          | 0C    | 0D    | 0E  |

## WORD FORMATS

Bits 7 6 5 4 3 2 1 0

|       |     |  |   |   |   |   |                  |
|-------|-----|--|---|---|---|---|------------------|
| Y CAM | MSB |  |   |   |   |   | LSB              |
| X CAM | MSB |  |   |   |   |   | 2ndLSB           |
| LSS   |     |  | B | G | R | D | S X <sup>9</sup> |

## PATTERN RAM Address

| System No | Address       |        |
|-----------|---------------|--------|
| 0         | <del>80</del> | line 1 |
|           | <del>81</del> | line 2 |
|           | <del>87</del> | line 8 |
| 1         | <del>88</del> | line 1 |
|           | <del>89</del> | line 2 |
|           | <del>8F</del> | line 8 |
| 2         | <del>90</del> | line 1 |
|           | <del>A1</del> | line 2 |
|           | <del>A7</del> | line 8 |
| 3         | <del>18</del> | line 1 |
|           | <del>19</del> | line 2 |
|           | <del>1F</del> | line 8 |

## RAM Word Format

Bits 7 6 5 4 3 2 1 0  
last out ← → 1st out

# MAJOR SYSTEMS

## ADDRESSING

| System No. | Y CAN       | X CAN    | LSS#1 | LSS#2 | LSS#3 | LSS#4 |
|------------|-------------|----------|-------|-------|-------|-------|
| 0          | 10          | 11       | 12,13 |       |       |       |
| 1          | 14          | 15       | 16,17 |       |       |       |
| 2          | 18          | 19       | 1A,B  |       |       |       |
| 3          | 1C          | 1D       | 1E,1F |       |       |       |
| 4          | 20          | 21       | 22,23 |       |       |       |
| 5          | 24          | 25       | 26,27 |       |       |       |
| 6          | 28          | 29       | 2A,2B |       |       |       |
| 7          | 2C          | 2D       | 2E,2F |       |       |       |
| 8          | 30          | 31       | 32,33 |       |       |       |
| 9          | 34          | 35       | 36,37 |       |       |       |
| 10         | 38          | 39       | 3A,3B |       |       |       |
| 11         | 3C          | 3D       | 3E,3F |       |       |       |
| 12         | 40,4A,4B,4C | 41,45,49 | 42,43 | 46,47 | 4A,4B | 4E,4F |
| 13         | 50,54,58,5C | 51,55,59 | 52,53 | 56,57 | 5A,5B | 5E,5F |
| 14         | 60,64,68,6C | 61,65,69 | 62,63 | 66,67 | 6A,6B | 6E,6F |
| 15         | 70,74,78,7C | 71,75,79 | 72,73 | 76,77 | 7A,7B | 7E,7F |

## WORD FORMATS

| Bits      | 7      | 6 | 5 | 4            | 3 | 2 | 1   | 0   |
|-----------|--------|---|---|--------------|---|---|-----|-----|
| Y CAN     | MSB    |   |   |              |   |   | LSB |     |
| X CAN     | MSB    |   |   |              |   |   |     | LSB |
| LSS(0-7)  | 2ndMSB |   |   | Displacement |   |   |     |     |
| LSS(8-11) |        |   |   | B            | G | R | MSB |     |

Displacement = Object Starting Address - Hor. Scan Line Number

CANGLW

MOVABLE

# PRIMARY OBJECT SYSTEM

4 SYSTEMS

The Primary Object section displ : 4 independently positionable objects each comprised of a dot matrix specified in a loadable 8x8 Pattern Ram, Attribute Register and Position Register.

Each Position Register pair provides 8 bits of vertical position (selecting 1 of 256 lines) and 8 bits of horizontal position (selecting 1 of 256 280 NS positions), and originates the top left corner of the pattern. Additional horizontal accuracy is controlled by two control bits X<sub>8</sub> and Smoothing in the Attribute Register. Additionally the Duration bit controls horizontal duration (280 NS or 560 NS) and doubles vertical size also. Control bits BGR provide color selection.

| DURATION (D) | SMOOTHING (S) | X <sub>8</sub> | EVEN LINE DELAY NS | ODD LINE DELAY |
|--------------|---------------|----------------|--------------------|----------------|
| 0            | 0             | 0              | 0                  | 0              |
| 0            | 0             | 1              | 140                | 140            |
| 0            | 1             | 0              | 140                | 0              |
| 0            | 1             | 1              | 0                  | 140            |
| 1            | 0             | 0              | 0                  | 0              |
| 1            | 0             | 1              | 280                | 280            |
| 1            | 1             | 0              | 280                | 0              |
| 1            | 1             | 1              | 0                  | 280            |

4 of EACH

Attribute Register

|   |       |   |   |      |                  |
|---|-------|---|---|------|------------------|
| 7 | COLOR |   |   | SIZE | 0                |
| - | B     | G | R | D    | S X <sub>8</sub> |

Position Register

X  
Y

|                |                |                |                |                |                |                |                |   |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| 7              | SMOOTHING      |                |                |                |                |                |                | 0 |
| X <sub>7</sub> | X <sub>6</sub> | X <sub>5</sub> | X <sub>4</sub> | X <sub>3</sub> | X <sub>2</sub> | X <sub>1</sub> | X <sub>0</sub> |   |
| Y <sub>7</sub> | Y <sub>6</sub> | Y <sub>5</sub> | Y <sub>4</sub> | Y <sub>3</sub> | Y <sub>2</sub> | Y <sub>1</sub> | Y <sub>0</sub> |   |

HORIZ.

VERT.

Pattern Ram

Row 0

|   |                |                |                |                |                |                |                |                |   |
|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|
| 7 | P <sub>7</sub> | P <sub>6</sub> | P <sub>5</sub> | P <sub>4</sub> | P <sub>3</sub> | P <sub>2</sub> | P <sub>1</sub> | P <sub>0</sub> | 0 |
|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|

Row 7

|                |                |                |                |                |                |                |                |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| P <sub>7</sub> | P <sub>6</sub> | P <sub>5</sub> | P <sub>4</sub> | P <sub>3</sub> | P <sub>2</sub> | P <sub>1</sub> | P <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|

SM  
10/30/76

# MINOR SYSTEMS

| ADDRESS           | DATA BITS |   |   |   |   |   |   |   | COMMENTS                                   |
|-------------------|-----------|---|---|---|---|---|---|---|--|
|                   | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| (EXAMPLE) 1 6 0 0 |           |   |   |   |   |   |   |   | VERTICAL POSITION 8-BITS                   |
| 1 6 0 1           |           |   |   |   |   |   |   |   | HORIZ POSITION - 9 BITS (9TH IN NEXT LOC.) |
| 1 6 0 2           |           |   |   |   |   |   |   |   | ATTRIBUTES                                 |
| 1 6 0 3           | X         | X | X | X | X | X | X | X | NOT USED                                   |

ADDRESSES SHOWN FOR MINOR SYSTEM #1

1604-7 FOR #2 1608-B FOR #3 160C-F FOR #4

VERT. LIMITS 10H-D0H

HORIZ. LIMITS 0H-A0H FOR ON-SCREEN LIMITS ON SONY T.V.

## MAJOR SYSTEMS

| ADDRESS | DATA BITS |   |   |   |   |   |   |   |   |
|---------|-----------|---|---|---|---|---|---|---|---|
|         | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |
| 00      |           |   |   |   |   |   |   | * | VERT POS. 7 BITS. LSB NOT USED                      |
| 01      |           |   |   |   |   |   |   |   | HORIZ POS. 5 BITS                                   |
| 02      |           |   |   |   |   |   |   |   | DISPLACEMENT = VERT. POS. - HORIZ. SCANNING LINE #. |
| 03      |           |   |   |   |   |   |   |   | ATTRIBUTES + MSB DISPL.                             |

ROM object starting address -  
 $(\text{Vert. Pos.}) / 2$

## SECONDARY OBJECT SYSTEM

The Secondary Object section displays 12 independently positionable objects, each as an 8-dot by 7-line matrix, by selecting one of 45 fixed ROM patterns using a loadable Pointer Register, Color Attribute, and Position Register.


Each Position Register pair provides for 7-bits of vertical position (selecting 1 of 128 even numbered lines), and 8-bits for horizontal location (selecting 1 of 256 280 ns dots) and origins the top left corner of the pattern on the display.

The 9-bit value in the Pointer Register is added to the 7 high order bits of the Vertical  $B_{LC}^*$  to form a 9-bit effective address which selects one 8-bit row (out of 315) of a 7-line pattern from the fixed pattern ROM. Each ROM bit 1/0 causes a dot/space for 280 ns duration, care must be exercised so that this effective address selects the first row in the ROM for that Position Register value.

Pointer Register



Secondary objects must not be positioned so as to overlap more than 4 positions of another secondary object. Any overlap of 4 positions or less will cause the left-most object to be blanked in those positions containing dots or spaces from the right-most object. (Rightmost appears in-front of left object.)



RIGHT OVER LEFT


See also Secondary object overlap detection



| BIT | CONTROL                | STATUS            | OVERLAP            |
|-----|------------------------|-------------------|--------------------|
| 7   | GRID WIDE              | SECONDARY OVERLAP | SEC/(PRIM OR GRID) |
| 6   | GRID OUT               | XTNAL OVERLAP     | XTNAL CHIP         |
| 5   | DISPLAY ENABLE         | —                 | HORIZ GRID         |
| 4   | EXT OVERLAP ENABLE     | —                 | VERT GRID          |
| 3   | GRID BRIGHT            | VERTICAL BLANK T  | PRIMARY 3          |
| 2   | SOUND INTERRUPT ENABLE | SOUND SERVICE 1   | 2                  |
| 1   | POSITION STROBE CONTRL | POSITION STROBE T | 1                  |
| 0   | HORIZ INTERRUPT ENABLE | HORIZ BLANK Y     | 0                  |

DOES  
NOT  
AFFECT  
SOUND

COLOR LATCH



GRID ENABLE  
BACKGROUND COLOR  
GRID COLOR

FREZZES X, Y REG  
IF POS. STROBE

ADDRESS

101 X 0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

REGISTER

CONTROL FROM 8048 TO 8244

STATUS

OVERLAP/OVERLAP ENABLE

COLOR

Y REGISTER

X REGISTER

OVERLAP ENABLE


SOUND 0

" 1

" 2

VOLUME (STATUS)

SM  
10/30/76




## GROUP OBJECT SYSTEM

The Group Object section displays 16 objects in 4 groups of 4 secondary objects. Each group of 4 secondary objects are displayed horizontally spaced 8 dots apart filling a total of 64 dot positions and 4 lines.

Each Position Register originates the top left corner of the first objects pattern. Four Pointer Registers are used for each Group.

|          |     |                |                |                |                |                |                |                |                |   |   |   |         |
|----------|-----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|---|---------|
| Pointer  | 1ST | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | B | G | R | for "A" |
| Register | 2ND | B <sub>7</sub> | B <sub>6</sub> | B <sub>5</sub> | B <sub>4</sub> | B <sub>3</sub> | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> | B | G | R | "B"     |
|          | 3RD | C <sub>7</sub> | C <sub>6</sub> | C <sub>5</sub> | C <sub>4</sub> | C <sub>3</sub> | C <sub>2</sub> | C <sub>1</sub> | C <sub>0</sub> | B | G | R | "C"     |
|          | 4TH | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | B | G | R | "D"     |



# 3274 ADDRESSING

## CAM AND LINES SELECT STORE

| ADDRESS          | DESCRIPTION   |    |
|------------------|---------------|----|
| 7 6 5 4 3 2 1 0  |               | 4  |
| 0 <OBJECT #> 0 0 | LINE CAM      | 12 |
| 0 <OBJECT #> 0 1 | DOT CAM       | 10 |
| 0 <OBJECT #> 1 0 | LSS BITS 0-7  |    |
| 0 <OBJECT #> 1 1 | LSS BITS 8-11 |    |

## MIDR SYSTEM FAILED RAM

7 6 5 4 3 2 1 0

1 0 0 CEX# LINE# MIDR SYSTEM FAILED RAM

## MISCELLANEOUS REGISTERS

| 7 6 5 4 3 2 1 0 |                |  |
|-----------------|----------------|--|
| 1 0 1 X 0 0 0 0 | CONTROL        |  |
| 1 0 1 X 0 0 0 1 | CONTROL STATUS |  |
| 1 0 1 X 0 0 1 0 | OVERLAP STATUS |  |
| 1 0 1 X 0 0 1 1 | COLOR LATCH    |  |
| 1 0 1 X 0 1 0 0 | Y REGISTER     |  |
| 1 0 1 X 0 1 0 1 | X REGISTER     |  |
| 1 0 1 X 0 1 1 0 | EN OVERLAP ←   |  |
| 1 0 1 X 1 0 0 0 | SOUND 1        |  |
| 1 0 1 X 1 0 0 1 | SOUND 2        |  |
| 1 0 1 X 1 0 0 1 | SOUND VOLUME   |  |

## SAID

| 7 6 5 4 3 2 1 0 |           |   |
|-----------------|-----------|---|
| 1 1 0 0         | COLLISION | 0 |
| 1 1 0 0         | NUMBER    | 1 |
| 1 1 1 1         |           | 0 |

| ADDRESS | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8      | 9  | A  | B  | C  | D  | E  |
|---------|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|
| 0000    | SP | 00 | 00 | 00 | 00 | 00 | 00 | 00 | A 18   | 66 | C3 | C3 | FF | C3 | E  |
| 0010    | 0  | 7F | C3 | 7F | C3 | C3 | 7F | 00 | C 7E   | C3 | 03 | 03 | 02 | C3 | 7E |
| 0020    | D  | 7F | C3 | C3 | C3 | C3 | 7F | 00 | E FF   | 03 | 3F | 3F | 03 | G3 | F  |
| 0030    | F  | FF | 03 | 3F | 03 | 03 | 03 | 00 | G 7E   | C3 | 03 | 03 | F3 | C3 | FE |
| 0040    | H  | C3 | C3 | FF | C3 | C3 | C3 | 00 | I 3C   | 18 | 19 | 19 | 18 | 12 | 3C |
| 0050    | J  | CO | CO | CO | CO | C3 | 7E | 00 | K C3   | 63 | 1F | 1F | 33 | 63 | C3 |
| 0060    | L  | 03 | 03 | 03 | 03 | 03 | FF | 00 | M C3   | E7 | D8 | D8 | C3 | C3 | C3 |
| 0070    | N  | C3 | CF | DB | F3 | F3 | C3 | 00 | O 7E   | C3 | C3 | C3 | C3 | C3 | C3 |
| 0080    | P  | 7F | C3 | 7F | 03 | 03 | 03 | 00 | Q 7E   | C3 | C3 | C3 | F3 | 63 | DE |
| 0090    | R  | 7F | C3 | 7F | 33 | 63 | C3 | 00 | S 7E   | 03 | 7E | 7E | CO | C3 | 7E |
| 00A0    | T  | FF | 18 | 18 | 18 | 18 | 18 | 00 | U C3   | C3 | C3 | C3 | C3 | C3 | 7E |
| 00B0    | V  | C3 | C3 | C3 | 66 | 3C | 18 | 00 | W C3   | C3 | DB | DB | DB | FF | E7 |
| 00C0    | X  | C3 | 66 | 18 | 3C | 66 | C3 | 00 | Y C3   | 66 | 18 | 18 | 18 | 12 | 18 |
| 00D0    | E  | FF | 60 | 18 | OC | OC | FF | 00 | Z 3C   | 7E | FF | FF | 7E | 3C | 00 |
| 00E0    | 1  | 18 | 3C | 7E | 18 | 18 | 18 | 00 | 00     | 20 | 60 | 60 | 60 | 20 | 00 |
| 00F0    | 4  | 18 | 18 | 18 | 7E | 3C | 18 | 00 | 1 00   | 04 | 66 | FF | 06 | 04 | 00 |
| 0100    | 7  | FF | FF | FF | FF | FF | FF | 00 | 2 0F   | CF | 0F | CF | 0F | 0F | CF |
| 0110    | 0  | 38 | 18 | 18 | 18 | 18 | 66 | 00 | 3 66   | 66 | FF | 66 | FF | 66 | 66 |
| 0120    | 3  | 18 | 18 | 18 | 7E | 7F | 18 | 00 | 4 03   | 0E | 3E | FF | 3E | 0E | 03 |
| 0130    | 6  | CO | 7C | FF | 7C | 70 | CO | 00 | 5 38   | 18 | 3C | 7E | FF | 18 | 66 |
| 0140    | 9  | 1C | 03 | 03 | 03 | 06 | 1C | 00 | 6 38   | 60 | CO | CO | CO | 60 | 39 |
| 0150    | 2  | C3 | 3C | FF | 3C | 66 | C3 | 00 | 7 18   | 18 | 18 | FF | 18 | 18 | 18 |
| 0160    | 5  | 38 | FF | 3C | 3C | 66 | 66 | 00 | 8 00   | 00 | 00 | FF | 00 | 00 | 00 |
| 0170    | 8  | 00 | 00 | 00 | 00 | 00 | 18 | 00 | 9 60   | 60 | 30 | 18 | 00 | 06 | 06 |
| 0180    | 1  | 7E | F3 | DB | CF | C7 | 7E | 00 | 10 118 | 1C | 18 | 18 | 00 | 18 | 3C |
| 0190    | 4  | 7E | E0 | 38 | 0E | 03 | FF | 00 | 11 7E  | C3 | CO | 7C | CO | C3 | 7E |
| 01A0    | 7  | 63 | 63 | FF | 60 | 60 | 60 | 00 | 12 5FF | 03 | 03 | 7E | CO | C3 | 7E |
| 01B0    | 0  | 7E | 03 | 7F | C5 | C3 | 7E | 00 | 13 7FF | 60 | 30 | 18 | 00 | 06 | 03 |
| 01C0    | 3  | 7E | C3 | 7E | C3 | C3 | 7E | 00 | 14 7FF | C3 | C3 | FE | CO | C3 | 7E |
| 01D0    | 6  | 00 | 18 | 00 | 00 | 18 | 00 | 00 | 15 00  | C3 | C3 | C3 | C3 | C3 | 18 |
| 01E0    | 9  | 00 | OC | 06 | OC | 18 | 30 | 00 | 16 00  | 00 | FF | 00 | FF | 00 | 00 |
| 01F0    | 2  | OC | 30 | 60 | 30 | 18 | OC | 00 | 17 3C  | 66 | 30 | 18 | 18 | 00 | 18 |

# GRID MAP-8244

| HORIZ. SEG. COLUMN ADDRESS (HEX) |    |    |    |    |    |    |    |    |    |
|----------------------------------|----|----|----|----|----|----|----|----|----|
| 8244 AND → C0                    | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 |    |
|                                  |    |    |    |    |    |    |    |    |    |
| HORIZ. COLUMN                    | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  |
|                                  |    |    |    |    |    |    |    |    |    |
| VERT. COL. DATA BIT              |    |    |    |    |    |    |    |    |    |
| 0 —                              |    |    |    |    |    |    |    |    | 0  |
| 1 —                              |    |    |    |    |    |    |    |    | 1  |
| 2 —                              |    |    |    |    |    |    |    |    | 2  |
| 3 —                              |    |    |    |    |    |    |    |    | 3  |
| 4 —                              |    |    |    |    |    |    |    |    | 4  |
| 5 —                              |    |    |    |    |    |    |    |    | 5  |
| 6 —                              |    |    |    |    |    |    |    |    | 6  |
| 7 —                              |    |    |    |    |    |    |    |    | 7  |
| 8244 AND → D0                    | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 |    |
|                                  |    |    |    |    |    |    |    |    |    |
| VERTICAL COLUMN                  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  |
|                                  |    |    |    |    |    |    |    |    |    |
| ADDRESS                          | E0 | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 |
| VERTICAL SEG. COL. ADDRESS (HEX) |    |    |    |    |    |    |    |    |    |

\* NOTE 1.

NOTE 1: BOTTOM ROW OF HORIZONTAL SEGMENTS HAVE SEPARATE ADDRESSES (HEX) AS WRITTEN ON THE GRID DRAWING. DATA TO TURN THESE SEGMENTS ON IS CONTAINED IN DATA WORD BIT ZERO.

REV. 0 - 1/5/77  
REV. 1 - 1/10/77

|  |                |        |                         |      |  |      |
|--|----------------|--------|-------------------------|------|--|------|
| THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION. |                |        | intel <sup>®</sup> CORP |      | 3065 BOWERS AVE<br>SANTA CLARA<br>CALIF. 95051 |      |
| GRID MAP-8244  |                |        |                         |      |  |      |
| DRN  | W. H. H. H. H. | 1/5/77 | SIZE                    | CODE | DRAWING NO                                     |      |
| CKD  | J. B. B. B. B. | 1-7-77 | A                       | GRID |  |      |
| APPR   |                |        | SCALE                   | REV  | SHT. 1   | OF 1 |





| PROGRAM SAMPLE                                   |         |         |         |    |    |                                   |                                  |  |  |
|--|---------|---------|---------|----|----|-----------------------------------|----------------------------------|--|--|
| VERT. COL. SEGMENT                               |         |         |         |    |    |                                   |                                  |  |  |
| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |         |         |         |    |    |                                   |                                  |  |  |
| BINARY WT.                                       |         |         |         |    |    |                                   |                                  |  |  |
| V1 V6  | V5 V4   | V3      | V2      | V1 | V0 | DATA BITS IN HEX. DEC. CONVERSION |                                  |  |  |
| 128 64   | 32 16   | 8 4     | 2 1     |    |    | 8 8 H                             |                                  |  |  |
| 1 0 0 0  | 0 1 0 0 | 0 0 0 0 | 0 0 0 0 |    |    | 0 A H                             |                                  |  |  |
| 0 0 0 0  | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |    |    | F 0 H                             |                                  |  |  |
| 1 1 1 1  | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |    |    | A A H                             | CHECKERBOARD PATTERN             |  |  |
| 1 0 1 0  | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |    |    | 5 5 H                             | IF EXT. GRID ADDRESS IS PROVIDED |  |  |
| 0 1 0 1  | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |    |    |                                   | MEMORY MAP 0244                  |  |  |

| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| BINARY WT.                                       |  |  |  |  |  |  |  |  |  |
| CHECKERBOARD PATTERN                             |  |  |  |  |  |  |  |  |  |
| IF EXT. GRID ADDRESS IS PROVIDED                 |  |  |  |  |  |  |  |  |  |
| MEMORY MAP 0244                                  |  |  |  |  |  |  |  |  |  |
| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |  |  |  |  |  |  |  |  |  |
| BINARY WT.                                       |  |  |  |  |  |  |  |  |  |
| CHECKERBOARD PATTERN                             |  |  |  |  |  |  |  |  |  |
| IF EXT. GRID ADDRESS IS PROVIDED                 |  |  |  |  |  |  |  |  |  |
| MEMORY MAP 0244                                  |  |  |  |  |  |  |  |  |  |
| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |  |  |  |  |  |  |  |  |  |
| BINARY WT.                                       |  |  |  |  |  |  |  |  |  |
| CHECKERBOARD PATTERN                             |  |  |  |  |  |  |  |  |  |
| IF EXT. GRID ADDRESS IS PROVIDED                 |  |  |  |  |  |  |  |  |  |
| MEMORY MAP 0244                                  |  |  |  |  |  |  |  |  |  |

DISPLAY MAY BE ON FOR  
REPAIRS + WAITING, OR NOT AVAILABLE.

| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| BINARY WT.                                       |  |  |  |  |  |  |  |  |  |
| CHECKERBOARD PATTERN                             |  |  |  |  |  |  |  |  |  |
| IF EXT. GRID ADDRESS IS PROVIDED                 |  |  |  |  |  |  |  |  |  |
| MEMORY MAP 0244                                  |  |  |  |  |  |  |  |  |  |
| ADDRESS - ED - E9 (16E0) GRID VERT. COL. SEGMENT |  |  |  |  |  |  |  |  |  |
| BINARY WT.                                       |  |  |  |  |  |  |  |  |  |
| CHECKERBOARD PATTERN                             |  |  |  |  |  |  |  |  |  |
| IF EXT. GRID ADDRESS IS PROVIDED                 |  |  |  |  |  |  |  |  |  |
| MEMORY MAP 0244                                  |  |  |  |  |  |  |  |  |  |

640000  
0100 00

|       |                        |    |     |    |                        |  |    |
|-------|------------------------|----|-----|----|------------------------|--|----|
| 68-63 |                        |    | #10 | D5 |                        |  | 6  |
| 64-67 |                        |    | #11 | D6 |                        |  | 7  |
| 68-6B |                        |    | #12 | D7 |                        |  | 8  |
| 6C-6F |                        |    | #13 | D8 |                        |  | 9  |
| 70-73 |                        |    | #14 | E0 | GRID VERT. SEC. COL. 1 |  | 10 |
| 74-77 |                        |    | #15 | E1 |                        |  | 11 |
| 78-7F |                        |    | #16 | E2 |                        |  | 12 |
| 80-87 | MINOR SYST. #1 PATTERN |    |     | E3 |                        |  | 13 |
| 88-8F |                        | #2 |     | E4 |                        |  | 14 |
| 90-97 |                        | #3 |     | E5 |                        |  | 15 |
| 98-9F |                        | #4 |     | E6 |                        |  | 16 |
|       |                        |    |     | E7 |                        |  | 17 |
|       |                        |    |     | E8 |                        |  | 18 |
|       |                        |    |     | E9 |                        |  | 19 |

MINOR SYSTEMS (EXAMPLE MINOR SYSTEM #1)

| ADDR(H) | DATA BITS       | COMMENTS                             |
|---------|-----------------|--------------------------------------|
| 1600    | 7 6 5 4 3 2 1 9 | VERTICAL POSITION, 8 BITS            |
| 1601    |                 | HORIZ. POS. BITS (BITS IN NEXT LOC.) |
| 1602    |                 | ATTRIBUTES                           |
| 1603    |                 | NOT USED                             |

MINOR SYSTEMS (EXAMPLE MINOR SYSTEM #1)

| ADDR(H) | DATA BITS       | COMMENTS                       |
|---------|-----------------|--------------------------------|
| 1604    | 7 6 5 4 3 2 1 0 | VERTICAL POS. LAST NOT USED    |
| 1605    |                 | HORIZ. POS. 8 BITS             |
| 1606    |                 | DISPLACE. CAT. VERT. POS. 0-15 |
| 1607    |                 | ATTRIBUTES 1-15                |

Displacement = ROM object starting address - (Vert. Pos.) / 2

| ADDR | DATA BITS       | COMMENTS     |
|------|-----------------|--------------|
| 1608 | 7 6 5 4 3 2 1 0 | SOUND ENABLE |
| 1609 | 7 6 5 4 3 2 1 0 | RECIRCULATE  |
| 1610 | 7 6 5 4 3 2 1 0 | NOISE ENABLE |
| 1611 | 7 6 5 4 3 2 1 0 | VOLUME MSB   |
| 1612 | 7 6 5 4 3 2 1 0 | VOLUME LSB   |

INTERESTING  
Sound if possible  
on 4th 8th  
A?

# GRID

Column Number

Horizontal Segments 0-7  
Addresses

0 1 2 3 4 5 6 7 8 9

0 2 4 6 8 A C E 0  
C C C C C C C C D

Horizontal Segment 8  
Address

C 1 C 3 C 5 C 7 C 9 B D F  
D 1

Vertical Segment Address

E 0 E 2 E 4 E 6 E 8 A C E 0 E 2  
E E E E E E E E

## Grid Column

Top  
OF  
Screen

Horizontal Segments

0 1 2 3 4 5 6 7 8

Vertical Segments

| Register Address | Control                    | Control Status         | Overlap Status           | Y Register | X Register |
|------------------|----------------------------|------------------------|--------------------------|------------|------------|
| 7                | A 0                        | A 1                    | A 2                      | A 4        | A 5        |
| 6                | Grid Width 1-wide          | Major with Major       | MAJOR with MINOR of GRID | MSB        | MSB        |
| 5                | Dot Enable                 | Ext. Chip Overlap      | External Chip            | A          | A          |
| 4                | Enable Display             |                        | Horiz Grid               |            |            |
| 3                | Enable Ext. Overlay        |                        | Vert Grid                |            |            |
| 2                | <del>Set Grid Bright</del> | Vert. Status (V.E.)    | Minor Sys 3              |            |            |
| 1                | Enable Sound Int.          | Sound Needs Service    | Minor Sys 2              |            |            |
| 0                | Forced Pos Strobe          | Position Strobe Status | Minor Sys 1              | Y          | Y          |
|                  | Enable Hor. Int.           | Horiz. Status          | Minor Sys 0              | LSB        | LSB        |

\* Explained Below

Forced Position Strobe: Bit = 1 Strobes beam location. Refer to page 1 to X-Y registers. Bit = 0 disables strobe.

External Chip Overlap: Set when an overlap occurs with signal on CX pin.

Sound Needs Service: Sound register has been shifted out.

Position Strobe Status: Ored of Strobe and forced position strobe.

Horizontal Status: Starts 20 usec. before leading edge of horizontal blanking and ends 5 usec before lagging edge of horizontal blanking.

| Address | Color W Latch           | Sound W 0    | Sound W 1    | Sound W 2    | Sound W Control |
|---------|-------------------------|--------------|--------------|--------------|-----------------|
| 7       | A3                      | A7           | A8           | A9           | A4              |
| 6       | <del>Background R</del> | Last Bit Out | Last Bit Out | Last Bit Out | Sound Envelope  |
| 5       | Background R            |              |              |              | Recirculate     |
| 4       | Background G            |              |              |              | Shift Freq. #   |
| 3       | Background B            |              |              |              | Noise Envelope  |
| 2       | Background R            |              |              |              | Volume MSB      |
| 1       | Background G            |              |              |              |                 |
| 0       | Background B            | 1st Bit Out  | 1st Bit Out  | 1st Bit Out  | Volume LSB      |


\* 1 = 3933 Hz  
0 = 983 Hz

Sound word 2 is 1st word out

Interrupts will be generated for

- Sound
- Vert. Blanking
- Horiz. Blanking
- Ext. Overlap

The addressing structure may be shown as an address map as follows:





## Address Structure

The subfunction blocks within the 8244 may be individually addressed for the writing and, in some cases, the reading of data. The addressing structure of these blocks is shown below:

### CAM AND LINEAR SELECT STORE

| ADDRESS |   |   |   |   |   |   |   | SUBFUNCTION |               |
|---------|---|---|---|---|---|---|---|-------------|---------------|
| BIT:    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0           |               |
|         | 0 |   |   |   |   |   | 0 | 0           | LINE CAM      |
|         | 0 |   |   |   |   |   | 0 | 1           | DOT CAM       |
|         | 0 |   |   |   |   |   | 1 | 0           | LSS BITS 0-7  |
|         | 0 |   |   |   |   |   | 1 | 1           | LSS BITS 8-11 |

### MINOR SYSTEM PATTERN RAM

| ADDRESS |   |   |   |   |   |   |   | SUBFUNCTION |             |
|---------|---|---|---|---|---|---|---|-------------|-------------|
| BIT:    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0           |             |
|         | 1 | 0 | 0 |   |   |   |   |             | PATTERN RAM |

OBJECT NUMBER (bits 4-6)  
 PATTERN RAM LINE NUMBER (bits 0-3)

| BIT | CONTROL*             | CONTROL STATUS           | OVERLAP STATUS           |
|-----|----------------------|--------------------------|--------------------------|
| 7   | GRID = WIDE SEGMENTS | MAJOR WITH MAJOR X2      | MAJOR WITH MINOR OR GRID |
| 6   | GRID = DOT           | EXTERNAL CHIP OVERLAP    | EXTERNAL CHIP            |
| 5   | ENABLE DISPLAY *1    | NA                       | HORIZ GRID               |
| 4   | ENABLE EXT OVERLAP   | NA                       | VERT GRID                |
| 3   | SET GRID BRIGHT      | VERT STATUS (VERT BLANK) | MINOR SYSTEM 3           |
| 2   | ENABLE SOUND INT     | SOUND NEEDS SERVICE      | MINOR SYSTEM 2           |
| 1   | FORCED POSITION STB  | POSITION STB STATUS      | MINOR SYSTEM 1           |
| 0   | ENABLE HORIZ INT     | HORIZ STATUS *3          | MINOR SYSTEM 0           |

\* READ/WRITE OTHERS READ ONLY

\*1 DISABLES READ/WRITE MUX IN CAN AND LSS AND MINOR SYSTEM RAM AND GRID RAM

\*2 BLOCK OVERLAP ALL OTHERS DOT OVERLAP

\*3 ADVANCED STATUS

\*NOTE-ALL LATCHES IN STATUS WORDS RESET BY READ OPERATION

CONTROL PIN H $\rightarrow$ L STORES BEAM LOCATION COUNTER X-Y REGISTER  
FOLLOWS BLCIN WHEN CONTROL OR FORCED CONTROL INPUT = 1  
STORES WHEN LOW

STATUS, CONTROL AND X-Y REGISTERS CAN BE READ OR WRITTEN  
AT ANY TIME

### GRID

11XB

13 CLOCKS / SPACE HORIZONTAL, 2 CLOCKS WIDE, 19 CLOCKS FROM  
HORIZONTAL RETRACE

24 LINES / SPACE VERTICAL, 3 LINES WIDE, 24 LINES FROM VERTIC  
RETRACE

### COLOR LATCH (WRITE ONLY)

|   |            |   |
|---|------------|---|
| 5 | Background | R |
| 4 | "          | G |
| 3 | "          | B |
| 2 | Grid       | R |
| 1 | "          | G |
| 0 | "          | B |



# MISCELLANEOUS REGISTERS

| ADDRESS |   |   |   |   |   |   |   |   | SUBFUNCTION          |
|---------|---|---|---|---|---|---|---|---|----------------------|
| BIT:    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                      |
|         | 1 | 0 | 1 | X | 0 | 0 | 0 | 0 | CONTROL              |
|         |   |   |   |   | 0 | 0 | 0 | 1 | CONTROL STATUS (INT) |
|         |   |   |   |   | 0 | 0 | 1 | 0 | OVERLAP STATUS       |
|         |   |   |   |   | 0 | 0 | 1 | 1 | COLOR LATCH          |
|         |   |   |   |   | 0 | 1 | 0 | 0 | Y REGISTER           |
|         |   |   |   |   | 0 | 1 | 0 | 1 | X REGISTER           |
|         |   |   |   |   | 0 | 1 | 1 | 0 | SOUND 0 A6           |
|         |   |   |   |   | 0 | 1 | 1 | 1 | SOUND 1 A7           |
|         |   |   |   |   | 1 | 0 | 0 | 0 | SOUND 2 A8           |
|         |   |   |   |   | 1 | 0 | 0 | 1 | SOUND VOLUME A9      |

## GRID

| ADDRESS |   |   |   |   |   |   |   | SUBFUNCTION |  |  |  |  |  |  |  |  |
|---------|---|---|---|---|---|---|---|-------------|--|--|--|--|--|--|--|--|
| BIT:    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0           |  |  |  |  |  |  |  |  |
|         | 1 | 1 |   |   |   |   |   |             |  |  |  |  |  |  |  |  |

LSS BITS 0-7

7 6 5 4 3 2 1 0  
PATTERN # LSB

LSS BITS 8-11

7 6 5 4 3 2 1 0  
B G R PATTERN # MSB

LSS MINOR SYSTEM

2 5 4 3 2 1 0  
D B G R DUR- SNO- X9  
ATION OTH

SOUND VOLUME

4 3 2 1 0  
NOISE INTENSITY  
EN

✓ 11

| CONTROL*              | CONTROL STATUS         | OVERLAP STATUS         |
|-----------------------|------------------------|------------------------|
| 7 GRID = WIRE SEGMENT | MAJOR CHIP MAJOR 32    | MAJOR WITH EXTER OR GE |
| 6 GRID = DOT          | INTERNAL CHIP OVERLAP  | EXTERNAL CHIP          |
| 5 ENABLE DISPLAY      | NA                     | HORIZ GRID             |
| 4 ENABLE EXT OVERLAP  | NA                     | VERT GRID              |
| 3 SET GRID BRIGHT     | VERT STATUS (DET BIAS) | MAJOR SYSTEM 3         |
| 2 ENABLE SOUND MCT    | SOUND NEEDS SERVICE    | MAJOR SYSTEM 2         |
| 1 FORCED POSITION SIB | POSITION SIB STATUS    | MAJOR SYSTEM 1         |
| 0 ENABLE HORIZ ST     | HORIZ STATUS*          | MAJOR SYSTEM 0         |

- \* READ/WRITE OTHERS READ ONLY
- \* 1 DISABLES READ/WRITE MUX IN CAN AND LSS AND MAJOR SYSTEM 0 AND GRID RAM
- \* 2 BLOCK OVERLAP ALL OTHERS DOT OVERLAP
- \* 3 ADVANCED STATUS
- \* NOTE-ALL LATCHES IN STATUS WORDS RESET BY READ OPERATION

CONTROL PIN H7L STORES BEAM LOCATION COUNTER X-Y REGISTER  
FOLLOWS BLC WHEN CONTROL OR FORCED CONTROL INPUT = 1  
STORES WHEN LOW  
→ STATUS, CONTROL AND X-Y REGISTERS CAN BE READ OR WRITTEN  
AT ANY TIME

GRID

9X8  
16 CLOCKS / SPACE HORIZONTAL, 2 CLOCKS WIDE, 19 CLOCKS FRC.  
HORIZONTAL RETRACE  
24 LINES / SPACE VERTICAL, 3 LINES WIDE, 24 LINES EACH VE.  
RETRACE

COLOR LATCH (WRITE ONLY)

|              |   |   |             |
|--------------|---|---|-------------|
| 5 Background | R | { 7 <del>ENABLE</del> NOISE<br>6 <del>DISABLE</del> DISABLE | ENABLE GRID |
| 4 "          | G |   |             |
| 3 "          | B |   |             |
| 2 Grid       | R |   |             |
| 1 "          | G |   |             |
| 0 "          | B |   |             |